DARPA Backing Development of ‘Silicon Compiler’

June 29th, 2018

Via: EETimes:

The U.S. will pour $100 million into two research programs over the next four years to create the equivalent of a silicon compiler aimed at significantly lowering the barriers to design chips. The programs, involving 15 companies and more than 200 researchers, were described for the first time in a talk at the Design Automation Conference here.

With $100 million in finding, the IDEAS and POSH programs represent “one of the biggest EDA research programs ever,” said Andreas Olofsson, who manages the two programs.

Together, they aim to combat the growing complexity and cost of designing chips, now approaching $500 million for a bleeding-edge SoC. Essentially, POSH aims to create an open-source library of silicon blocks, and IDEAS hopes to spawn a variety of open-source and commercial tools to automate testing of those blocks and knitting them into SoCs and printed circuit boards.

Leave a Reply

You must be logged in to post a comment.